Memory controller

메모리 제어회로

Abstract

내용 없음.
connecting an address parallel latch section composed of N latches (25-1 or 25-N) , a parallel latch section composed of N clock delaying devices (24-1 or 26-N) with the output section of a data latch clock and address latch clock; and connecting the address parallel latch section with the parallel latch last controlling section, the parallel latch control section's data clock output section and the above-mentioned data parallel latch section with the memory section, the parallel latch control section's address latch clock's output section with the parallel variable section composed of the parallel latch device with the memory section.

Claims

Description

Topics

Download Full PDF Version (Non-Commercial Use)

Patent Citations (0)

    Publication numberPublication dateAssigneeTitle

NO-Patent Citations (0)

    Title

Cited By (0)

    Publication numberPublication dateAssigneeTitle